A test methodology that uses shift registers in the output connections of integrated circuits, one IC often is connected to the next. A data pattern is passed through the chain and the observed returned data stream affected by the circuit conditions gives an indication of any faults present. The system is defined under IEEE standard 1149.1 and is also often known as JTAG (Joint Test Action Group).