An electronic drain structure on a CCD chip which assures that electrons/voltage exceeding the full-well capacity of a pixel do not spill over to adjacent pixels.